Abstract -The SCR-GTO model in this paper is specifically designed to meet the performance features proposed for the basic performance level. An innovative and unique QuusiPhysical modeling technique combines a behavioral switch model and a physical diode model to avoid the convergence difficulties which can occur when regenerative thyristor models are used. A standard benchmark circuit is proposed for validating the switching performance of SCR and GTO models.
I. INTRODUCTION
In this paper, an innovative and unique Quasi-Physical modeling technique is used to design an SCR-GTO model to meet a basic level of model performance. Unlike the commonly used behavioral and two-transistor thyristor models found in most SPICE-based simulators [1]- [5] , this quasi-physical SCR-GTO model has all the features proposed for a basic model. A recently proposed procedure [6] for specifying model performance for different simulation applications describes the basic model as one which gives typical dynamic characteristics with only a few simple equations. Table I presents four of the proposed model validation levels for SCR and GTO devices from [6] .
Most basic level SCR-GTO models use two BJT's or three diodes in a regenerative switch including additional resistors, capacitors, diodes, and controlled sources in a macromodel [ 11-[5] . These models lack reverse recovery, and their negative resistance characteristic creates numerical convergence difficulties in many simulators because the switching transients cannot be easily controlled. Their unreasonably fast switching times tend to produce simulation artifacts or simulation failures. Also, their omission of reverse recovery invalidates the estimation of switching power losses and conducted EM1 [7] . Model performance at the basic or level 1 level indicated in Table I applications where approximate waveform accuracy is sufficient and fast simulation is still crucial.
The new SCR-GTO model presented here provides performance at this basic level and avoids the problems due to the negative resistance region of the older models. A combined charge based and behavioral modeling approach is used to obtain a relatively simple and compact model. The model is applied to the simulation of a Solid-state Breaker [8] which is one of the new Custom Power Devices under development with EPRI sponsorship. 
THE QUASI-PHYSICAL MODELING TECHNIQUE
The quasi-physical SCR-GTO model consists of a behavioral switch model and a charge-based diode model (hence the name quasi-physical). Although it is an equationbased model, the approximate equivalent circuit shown in The same quasi-physical model can be configured to function either as an SCR or a GTO through the turn-off gain parameter Hr , which determines whether the model functions as an SCR or a GTO. For an SCR model, the parameter Hr is set to zero. The current source arrow in Fig. 1 depicts the current flow direction during application of a negative gate current during turn-off of a GTO. The resistor Rg, represents the gate impedance of the device. The complete SCR-GTO model contains only five analog equations ((3) - (7)). These equations have been carefully chosen to obtain moderate accuracy, easy parameter extraction and minimum simulation time. The following sections discuss the modeling approach and model equations.
A. Behavioral Switch
The negative resistance region in a thyristor's i-v characteristic often causes numerical instability and convergence difficulties in simulation. By using an exponentially changing impedance as shown in Fig. 2 the troublesome negative resistance effects can be avoided. The gradual change of an exponential transition models the turnon transient of the thyristors better than the almost instantaneous change from a negative resistance model. This approach provides excellent numerical stability and model robustness. The exponential transition in the impedance has the form given by (1) and (2). Note that (2) assumes that Ron << Rofe
The parameters, Reson and ResoK, denote the static on-and off-state resistances of the thyristor, respectively.
1
The quantities, tb, and tb2, represent the time instants at which the transitions from off-to-on-state and on-to-off-state occur, respectively, while Ron and Ro# denote the default values assigned to the static on-and off-state impedances, respectively. The parameters, z1 and z2, denote the rate of change in the impedances and affect the turn-on and turn-off time. The factor x where 0.4 < x < 0.6, is used to slow the initial rate of rise from Ron. A suggested value for x is 0.5. As mentioned, the exponential functions in (1) and (2) are carefully chosen to provide optimum numerical stability by incorporating a gradual change at low impedance points such as point A, and B as shown in Fig. 3 . Since the numerical changes in the effective resistance values that occur during a switching transition are large, the gradual change in 'Res' avoids abrupt numerical changes for the simulator. Fig. 3 The gradual change at low impedance points (pt. A and B) provides numerical stability.
B. Lumped-charge Diode
Unlike most physics-based models that utilize a large number of internal device geometry and doping parameters, the lumped charge modeling technique reduces the complexity while retaining the internal carrier transport processes and basic structural information of the device [9] .
The lumped charge approach discretizes a device structure into several critical regions. "Charge" nodes and "junction" nodes are inserted into these regions accordingly. Charge nodes serve to model recombination and charge storage in the device whereas junction nodes relate charge values to junction voltage through the Boltzmann relations. A thorough explanation of the Lumped-Charge approach is documented in [9] .
When a thyristor is conducting, its operation is similar to a p-i-n diode. The concentration of electrons and holes injected from the n+ and p+ regions are orders of magnitude larger than the contributions from the lightly doped n--drift and p-base regions (base of pnp and npn transistors) of the thyristor. Thus, the background doping in the base regions becomes insignificant and the internal charge distributions are similar to those in a p-i-n diode when conducting. Given this similarity of operation, the quasi-physical SCR-GTO model uses the previously developed Lumped-charge p-i-n diode model equations to model the thyristor's on-state characteristics and reverse turn-off transients. The derivation of these equations is in [7] and [lo] . Fig. 4 shows the doping profile during on-state along with the locations of charge nodes in the thyristor. The important transient behavior of a thyristor that prompted the use of the Lumped-charge diode model is reverse recovery which occurs when a forward-biased thyristor is turned off rapidly. During this reverse recovery transient, charge ql and q4 are exhausted first. Then, the internal stored charges such as q2 and q3 cause transient reverse current to flow at high reverse voltage. Reverse recovery is represented by (3)-(5). Equations (6) and (7) are derived from Kirchhoff Voltage Law (KVL) and Kirchhoffs Current Law (KCL) to link internal variables to the terminals of the model. The parameters and qE denote the charge in the gate region and junction charge variable, respectively, and are given by qM = 2q2, and q&q,, where qo represents the injected charge level at the p+i junction. The parameter qMo is equivalent to Is.%d while cPt represents thermal voltage.
In. PARAMETER EXTRACTION Most thyristor models fail to provide a systematic approach for extracting model parameters. The subcircuit models that are based on the regenerative connection of twotransistor approach [ 11-[5] consist of many bipolar transistor parameters that have little correlation to the physical parameters of a thyristor. For these models, the user must thoroughly understand model development to extract the model parameters. In contrast, parameter extraction of the quasi-physical SCR-GTO model is simple and straightforward.
The parameters of the quasi-physical SCR-GTO model are listed in Carrier lifetime %d, and transit time TM, can be extracted from SCR turn-off current waveforms like the typical inductive load turn-off waveform in Fig. 5 . The approach for extracting these parameters is described in [lo] . 
Carrier lifetime ref. [lo] Transit time ref. [lo] Diffusion leakage current ref. [lo] Emission coefficient ref. [lo] Of the thirteen user-defined parameters, only six (Ron, Roff, zd, TM, Is, no) are extracted from experimental data. Equation (8) is used to determine parameters Ron and R o e The anode-cathode voltage VAK, and anode current IA, can be obtained from a curve tracer i-v characteristic. Here, Ron and Roff are the slopes of the forward on-state and forward blocking state i-v curves, respectively, as shown in Fig. 2 . 
Iv. SIMULATION RESULTS
A good benchmark circuit operates the model under maximum stress to test robustness and stability. The single phase controlled rectifier in Fig. 6 is proposed as a standard benchmark circuit for validating SCR models [[6] , [ll] , [12] ]. The dual circuit, an H-bridge in Fig. 10 is proposed as the benchmark circuit for validating GTO models [6] .
A. SCR Test: A Single Phase Controlled Recti$er Circuit
A single phase bridge is preferred over a three phase bridge because the single phase circuit switches all legs of the bridge simultaneously which stresses the model more severely. The SCRs in the single phase controlled rectifier circuit undergo maximum stress during commutation when abrupt changes in voltage and current occur. Many thyristor models fail under such stress or produce unrealistic simulation artifacts. The simulation results in Fig. 7 and Fig.  8 show the robustness of the quasi-physical SCR model. Here, a continuous current and voltage can be seen while the four SCRs simultaneously commutate. The inductive voltage spikes from reverse recovery of the SCRs are also visible. An SCR with a shorter carrier lifetime zd, or longer transit time TM will exhibit smaller voltage spikes. A typical commercial two-transistor SCR macro-model is also tested in the circuit. The simulated result in Fig. 9 shows incorrect and excessive voltage spikes during the switching of the SCRs. The oscillations observed at the spikes prolong simulation time and can cause convergence difficulties. 
B. GTO Test: The H-bridge inverter circuit
The H-bridge inverter circuit in Fig. 10 is proposed as the benchmark circuit for testing GTO models. During the interval when GI and G2 conduct, G, and G4 endure high forward or reverse voltages across their anode-cathode terminals. The hard-switching that occurs when GI and G2 turn-off produces a large power loss forcing the devices to undergo considerable stress. This circuit provides an excellent test for model robustness and stability. Note that reverse conducting diodes are included to provide a continuous conduction path (freewheeling). Simulation results are shown in Fig. 11 and Fig. 12 . 
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V. THE SOLID-STATE BREAKER
This section demonstrates a realistic application of the quasi-physical SCR-GTO model in the simulation of a SolidState Breaker (SSB). The SSB is a Custom Power Device that utilizes fast switching power semiconductor devices to provide rapid response (within a small fraction of a cycle) to distribution system faults [8]. In the event of a fault, an SSB senses, opens and then automatically recloses its distribution circuit.
The SSB consists of pairs of GTOs and SCRs connected in antiparallel (Fig. 13) . The GTO provides rapid interruption of a fault to protect a distribution circuit from destructive thermal and mechanical stresses caused by high fault currents. During the event of a fault, the GTO quickly interrupts the current. Simultaneously, the SCR turns on to provide a controlled path for the fault current. The SCRs are used to conduct the fault current for a limited number of cycles known as either the 'fast' or 'slow' operations; depending on the number of conduction cycles to attempt to clear the fault. The SCRs are then turned off, disabling the SSB for an interval known as the 'reclosing interval' while the SCRs and distribution circuit are allowed to cool. If the fault still exists after a number of 'slow' or 'fast' operations, the SSB is disabled permanently to protect the distribution facility from further fault currents. If the fault clears during one of the conduction intervals of the SCRs, then the SCRs continue normal conduction until the slow or fast operation is completed. The GTOs then resume conduction.
Performance of the SSB is limited by the capabilities of its power semiconductor devices. During the interruption of a fault, the dynamics of the switching devices have a major effect on the circuit. Reverse recovery is essential to include in an SSB simulation because of its contribution to switching transients and internal SSB power dissipation. Speed in simulation is also crucial since many cycles must be simulated. The quasi-physical SCR-GTO model is designed for applications such as these.
The circuit shown in Fig. 13 below represents a simple single phase distribution system where the SSB is used as a protection device. The switch shown in the figure is used to create a line-to-ground fault in the distribution system. When the switch is closed the current flowing through the SSB will increase dramatically simulating a faulty condition. This switch is also used to control the time duration of the fault. The operation of the SSB is demonstrated in the simulation results shown in Fig. 14 -16 for a permanent fault case. The spikes shown by 'A' in Fig. 14 and Fig. 15 represent GTOs turning on and off. Since the fault still exists, the GTOs immediately switch off after turn on to prevent destruction. Fig. 15 and Fig. 16 show the currents through the GTOs and SCRs, respectively. These figures show the GTOs interrupting the current during a fault and the SCRs providing a controlled path for the fault current.
' P Fig. 13 Single phase distribution system with SSB. 
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immediately after application of gate current. The turn-on time ton, is shown in the simulated turn-on waveform characteristics of the quasi-physical SCR-GTO model (Fig.  17) .
Compared to more advanced and complex SCR and GTO models, a limitation of the quasi-physical model is that the negative resistance region in the I-V characteristic is omitted. The model also lacks correlation between the gate current and the charge equations (see equations (3)- (5)). No restriction exists for minimum gate pulse width to turn-on the device as required in real devices. The derivation of the reverse recovery equations assumes that the device reverse recovery is independent of the reverse bias voltage. Some of the characteristics of the thyristor are neglected in the model to retain its simplicity. Among them are the omission of turnon conductivity modulation. The voltage drop, V, , across the thyristor is also assumed to be independent of the amplitude of the gate current pulse.This model was developed for use in applications where reasonable accuracy is sufficient and fast simulation speed is important. More complex models exist when high accuracy is essential [ 131, [ 141. -1ooJ - Fig. 16 Current through the SCRs in the SSB. During a fault the SCRs provide a conduction path to maintain fault current coordination in the distribution system. Fig. 17 The tum-on waveform of the quasi-physical SCR-GTO model. The time to, is proportional to the rate of change in impedance (2, and q), carrier lifetime (zd), and transit time (TM).
VI. DISCUSSION
The SCR-GTO model is designed to turn on when the gate pulse IG exceeds the default gate threshold current IGT, a parameter obtainable from device data sheets. Similarly, the GTO is turned off when the gate current goes below the reverse gate trigger current 1~~~" . In contrast, the SCR turnoff transients are modeled by the charge-based equations. The SCR is turned off when qM goes below the holding charge (Ihold = IH.zd, a parameter derived from the holding current 1~.
The anode current of a thyristor does not respond
VII. CONCLUSION
A new class of simplified, reliable, and user-friendly models is now available to replace the existing basic two transistor models. Other high level (i.e. level 2 and higher) models such as detailed charge-based models are more accurate but simulate too slowly in complex circuits with many devices. The SCR-GTO model presented in this paper is specifically designed to meet the performance features proposed for the basic performance level [6]. The quasiphysical modeling approach is a unique technique which incorporates only essential device physics for simulating non-quasi-static effects, plus an exponentially changing resistance to avoid the simulation problems arising from negative resistance effects which can occur in other models. All critical device behavior such as reverse recovery, and holding current are included. The quasi-physical modeling approach is also sufficiently simple to provide superior simulation speed and easy parameter extraction when compared to other models.
The robustness and stability of the SCR-GTO model are verified in two proposed benchmark circuits. A standard commercial two-transistor SCR macro-model was shown to perform poorly in the same benchmark circuit with excessive voltage spikes and simulation artifacts. The 'standard' twotransistor SCR model is no longer recommended for use in any application. One should either use an ideal switch model or a basic level SCR-GTO like the one introduced here.
APPENDIX
A. Complete set of equations,for the Quasi-physical SCR-GTO model 
